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Abstract. This paper is devoted to the proposal of a highly 
efficient symbol synchronization subsystem for Software 
Defined Radio. The proposed feedback phase-locked loop 
timing synchronizer is suitable for parallel implementation 
on an FPGA. The polyphase FIR filter simultaneously 
performs matched-filtering and arbitrary interpolation 
between acquired samples. Determination of the proper 
sampling instant is achieved by selecting a suitable poly-
phase filterbank using a derived index. This index is deter-
mined based on the output either the Zero-Crossing or 
Gardner Timing Error Detector. The paper will extensively 
focus on simulation of the proposed synchronization sys-
tem. On the basis of this simulation, a complete, fully pipe-
lined VHDL description model is created. This model is 
composed of a fully parallel polyphase filterbank based on 
distributed arithmetic, timing error detector and interpola-
tion control block. Finally, RTL synthesis on an Altera 
Cyclone IV FPGA is presented and resource utilization in 
comparison with a conventional model is analyzed.  
Keywords 
Digital communication, digital filters, FPGA, signal     
processing, synchronization, VHDL 
1. Introduction 
The increasing popularity of Software Defined Radio 
(SDR) in recent years is forcing complex digital signal 
processing blocks to be implemented in parallel design 
flow on an FPGA or ASIC. FPGA technology has under-
gone rapid evolution in the last decade and low-end gate 
arrays like the Altera Cyclone IV are now available for 
Digital Signal Processing (DSP) at a reasonable price. 
Symbol synchronization and carrier synchronization are 
crucial digital receiver blocks. Symbol synchronization is 
the method of estimating a clock signal, aligned in phase 
and frequency with the clock signal generated at the trans-
mitter side [1]. The clock must be extracted from the re-
ceived (noisy) signal because it is not efficient at allocating 
the spectrum for next the channel, which carries clock 
information only. Synchronization can be performed using 
polyphase filter banks, which allow greater flexibility and 
efficiency in the receiver by computing only those multi-
plications necessary for matched filtering, while simultane-
ously interpolating in order to achieve a sample point suffi-
ciently close to the optimum [2].  
The application of the polyphase filter to perform the 
desired interpolation required for symbol synchronization 
in general was presented in [1], using the Maximum Like-
lihood (ML) approach. The ML timing error detector re-
quires the Matched Filter and the Derivative Matched Filter 
to operate correctly. This approach was further expanded 
upon by the authors of [2], [3] and [4]. In our work we 
utilize a Zero-Crossing or Gardner Timing Error Detector, 
which do not need a derivative matched filter. We also pay 
particular attention to the polyphase FIR filterbank because 
this structure has a significant impact on performance of 
the overall system. The new architecture presented in this 
paper can be thought of as the significant evolution of 
symbol synchronization for high-performance digital re-
ceivers and demonstrates the deployment of distributed 
arithmetic. This method is well suited for fixed-point im-
plementation within FPGAs and ASICs. 
This paper is organized as follows. In Sec. 2 we dis-
cuss the symbol timing techniques and definitions assumed 
in this paper, respectively. In Sec. 3 we describe each part 
of the proposed synchronization system and VHDL de-
scription is also provided. In Sec. 4 we present experi-
mental results obtained from simulations. The second part 
of this section deals with the RTL synthesis, the usage of 
the system resources are discussed. Section 5 is devoted to 
conclusions. 
2. Symbol Timing Recovery 
The symbol synchronization loop can generally ac-
commodate either a feed-forward or feedback structure. 
The first variant is frequently used in packetized burst 
communication and relies on a sequence of known sym-
bols. Additional classification can be carried out according 
to their treatment of the following two data categories: 
Data-Aided and Non-Data-Aided (NDA) methods [5]. The 
Data-Aided method assumes that transmitted symbols 
(a training sequence) are known. Decision-Directed (DD) 
technique, a special subcategory of Data-Aided, is a tech-
nique where decoded symbols are used for decision mak-
ing. This paper further focuses on feedback (digital) Phase- 
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Fig. 1. Block diagram of a discrete feedback PLL timing loop. 
locked loop (PLL) NDA/DD synchronization methods for 
the software defined m-QAM receiver. Figure 1 shows the 
conventional feedback PLL DSP approach to symbol syn-
chronization. 
The samples labeled x(n) are initially processed in the 
Matched Filter (MF) and the interpolation filter calculates 
samples y(k) at the desired positions from the offset sam-
ples provided by the free-running ADC. These position 
corrected samples are used by the timing error detector to 
form the timing error signal e(k). The interpolation control 
section estimates the coefficients (namely, the fractional 
interval μk [6]) of the interpolation filter via the filtered 
error signal.  
The timing error detector plays an important role in 
the synchronization system because the overall architecture 
of this timing loop depends on it. We have chosen to use 
a Zero-Crossing Timing Error Detector (ZCTED). The 
ZCTED is based on determining zero crossing in the eye 
diagram. It operates using 2 samples / symbol and produces 
zero error when every other sample is time-aligned with 
zero crossing in the matched filter output [6]. We assume 
that the matched filter produces outputs at a rate of 2 sam-
ples / symbol and are indexed by the symbol index k: 
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The timing error signal e(k) can then be expressed as 
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where Ts is the sampling period (the sample clock is inde-
pendent of the data clock used by the transmitter); ߬ is the 
timing offset; Ƹ߬ is the timing delay estimate for the detector 
and symbol decisions a for the DD detector are 
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Special modification of the ZCTED is called Gardner 
Timing Error Detector (GTED). This exclusively NDA 
detector is independent of any carrier phase rotation and 
can be placed before the carrier synchronization subsystem 
[6]. It also operates using 2 samples / symbol where the 
error signal e(k) is  
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 (4) 
Polyphase filter decomposition is useful when imple-
menting decimation or interpolation. This approach can be 
applied to symbol synchronization using an upsample filter 
performed solely by a polyphase filterbank (or else by 
a polyphase interpolator). The discrete impulse response of 
the m-th filter in the bank of M filters is given by [2] 
 ( )m s s smh mT h nT TM
§ ·
= +¨ ¸© ¹
. (5) 
All of these sub-filters in the polyphase filterbank 
have the same magnitude transfer function, but they are 
separated by a sample delay, which generates a phase off-
set. The synchronization timing loop must select the appro-
priate sub-filter at index m such that the fractional portion 
m/M of the sampling period Ts is close to the desired timing 
offset. We use a finite number of filters in the filterbank, 
which means that there are only a finite numbers of inter-
polants. The optimum sampling point is never reached, but 
with the appropriate filterbank size, fine resolution can be 
achieved. This is clearly shown in Fig. 2 where M = 8. 
A conventional interpolate filter usually utilizes a linear, 
quadratic, or cubic polynomial interpolator in a very simi-
lar way to how the optimum sampling instant is retrieved. 
 
Fig. 2. Basic principle of the polyphase interpolator for 
symbol synchronization and the issue with optimum 
sampling instant determination  
3. System Model Design 
Based on the above considerations, we have designed 
a synchronization system model incorporating a polyphase 
FIR interpolator. This timing loop shown in Fig. 3 consists 
of the mentioned polyphase FIR filterbank, the ZCTED 
(GTED) detector, the PLL loop filter and the interpolation 
control block.  
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Fig. 3. A block diagram of the proposed synchronization 
system using polyphase filterbank. 
3.1 Polyphase Filterbank Matched Filter  
Distributed arithmetic technique is used for the pro-
posed polyphase filterbank matched FIR filter. Distributed 
arithmetic (DA) generally represents a family of algorithms 
that use Look-Up Tables to calculate a sum of products or 
multiply accumulate (MAC) products [7]. Linear convolu-
tion can be formulated as a sum of products: 
 [ ] [ ]
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If the filter coefficients c[n] are fixed, then the partial MAC 
product term (c[n]×x[n]) is multiplied with the constant. 
This is a crucial assumption of DA technique. In an un-
signed DA system, the variable x[n] can be expressed as:  
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where xb signifies the bth bit of x[n]. The final product y can 
be then expressed as 
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Redistributing the order of summation in term (8) and 
providing the extension to work with the two’s complement 
signed numbers lead to the following final expression: 
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This extension is possible because the MSB bit in two’s 
complement distinguishes between positive and negative 
numbers. Implementation of mapping (c[n]×x[n]) in (9) 
warrants special attention. The FPGA can perform this 
mapping using the LUT table. Alternatively, integrated 
RAM memory blocks can be used [8]. This means that the 
2N LUT table is preprogrammed to accept the N-bit input 
vector xb = (xb[0],xb[1],xb[2],…xb[N – 1]), where the output 
is f(c[n]×x[n]). Individual mappings are then weighted by 
the corresponding power-of-two factor and accumulated. 
The resulting structure does not utilize integrated multipli-
ers (only a logic shift operation is required), which can be 
preferably used in specialized DSP blocks of the system. At 
 
Fig. 4. The VHDL structure of a fully parallel DA FIR 
polyphase interpolator for symbol synchronization (the 
interpolation factor is only I = 2 for illustration). 
first glance, this concept is only suitable for short filters 
with length L because of the limited addressable memory 
space in one LUT table (e.g. L  4 for a 24 x 1 - bit LUT 
table). Because FIR filters belong to the class of linear 
filters, the combination of N lower order filters can create 
the desired FIR filter of the higher order. 
The structure of VHDL implementation of the pro-
posed, fully parallel, signed FIR matched filter (with 
a polyphase filterbank) based on DA is shown in Fig. 4. 
This type of filter calculates output in a single clock cycle 
and is specifically adapted for symbol synchronization 
purposes. The pipeline registers are utilized to the 
maximum extent possible. 
The general purpose interpolation filter may read new 
input samples every I clock cycle and outputs are produced 
every clock cycle. Only one clock signal is then found in 
the filter entity. This clock signal is I-times faster than the 
clock signal, which drives original sampled input signal. 
The necessary modifications for symbol synchronization 
purposes are evident from Fig. 2 and 3 and can be summa-
rized as follows: 
• The most recent polyphase sub-filter is selected by 
an index signal generated by the interpolation control 
block. This signal corresponds to the address for the 
multiplexer. 
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• There is no need for the internal modulo I counter as 
new samples are read every clock cycle. Only one 
sub-filter with the desired phase offset over time is 
required. This sub-filter is selected by an index signal.  
The VHDL entity fir_filter is the main unit of this 
model and represents a template, which is only slightly 
modified for different coefficient filter sets. The input 
vector sample_in is saved to the buffer by length, which is 
equal to the number of sub-filter taps. Every clock cycle, 
a new vector is obtained and older vectors are shifted. The 
process FIR_Buffer_Add has a basic shift register function. 
Mapping f(c[n]×x[n]) is then concurrently performed using 
instances of the case4xn_poly_I entity, where n is directly 
proportional to the filter taps and I is the interpolation fac-
tor. We can also assume that the 24 x 1 - bit LUT tables are 
used. We have labeled these entities case4… for that rea-
son. For every sub-filter in the bank, an independent 
case4xn_poly_I entity (e.g. I = 8 ĺ 8 sub-filters ĺ 8 enti-
ties) must be created. For fully parallel operation, we must 
create k instances of this entity, which means that for every 
bit of input word one instance is required. 
The Process PIPELINE_0_x uses a multiplexer with 
an address controlled by the index signal generated by the 
interpolation control block, in order to select the appropri-
ate sub-filter and to perform the initial calculation of the 
sum of the products. The lowercase letter x in the title indi-
cates the VHDL process id in the same pipeline section. 
The section PIPELINE_1_x produces shift-adder operation; 
embedded multipliers are not utilized. General purpose 
multipliers are saved for other DSP subsystems. The pro-
cess PIPELINE_2 finalizes the computation of the products 
and the FIR_Final_Stage implements scale (with optional 
saturate) operation. The entities case4xn_poly_I are auto-
matically generated from Matlab. The pipeline section 
PIPELINE_0_x can produce very comprehensive code and 
is also automatically generated. The appropriate VHDL 
code with signal definitions is then added to the fir_filter 
main entity (details in Sec. 4.2). The developed structure 
can be further examined from the gate-level point of view 
in Fig. 6.  
Instead of LUT tables, the previous structure can 
utilize integrated RAM blocks configured as single-port 
ROM memory for the coefficients store. This extension has 
been tested with Altera M9K integrated RAM blocks using 
the Altsyncram Megafunction [9]. The disadvantage of this 
option is that we have to count one extra mandatory clock 
cycle. On the other hand, it saves valuable logical blocks 
for other DSP subsystems.  
3.2 Timing Error Detector and PLL Loop 
Filter  
The block implementation of the ZCTED was created 
under term (2). For the GTED, we used a slightly modified 
term (4), where the sign(.) function is missing. The formed 
error signal e(k) is then filtered by the second order IIR 
filter (proportional-plus-integrator). The constant of pro-
portionality Kp (detector gain) must be calculated for this 
synchronization system to operate properly. This constant 
should be obtained from what is known as the S-curve of 
the ZCTED (GTED). This is generally defined as the ex-
pectation of the adjustment signal e(k), conditioned on 
a fixed value of the timing error [10]. The S-curve of the 
ZCTED is an estimate of the slope  ra(–Ĳe) using values of 
ra(t) one-half a symbol time before and after –Ĳe, where ra 
is the autocorrelation function of the pulse shape and  Ĳe is 
the timing error expressed as: 
 ˆeτ τ τ= − . (10) 
The square-root raised cosine (SRRC) pulse shape with 
50% excess bandwidth is used in further simulations. 
Raised cosine filtering is divided between the transmitter 
and the receiver employing the same SRRC filter on both 
sides, which results in minimum inter-symbol interference 
(ISI). Experimentally, the S-curve is measured by opening 
the recursive timing loop and measuring the average of 
adjustment signal e(k). The S-curve denoted as S(Ĳe) can be 
thus formulated as: 
 ( ) ( ){ }e eS E e kτ τ= . (11) 
The constant Kp is the slope of S(Ĳe) at Ĳe = 0. Simula-
tion of ZCTED S-curves for QPSK with various signal-to-
noise ratio (SNR) values was performed using Matlab and 
the results are shown in Fig. 5.  
 
Fig. 5. S-curves for decision directed ZCTED; using the 
SRRC pulse with 50% excess bandwidth and unit 
average energy.  
The block diagram of the S-curve measurement is 
illustrated for clarification in Fig. 7. We also show the table 
with recorded Kp values. GTED S-curve is determined in 
a similar fashion [10]. 
3.3 Interpolation Control Block 
Interpolation is controlled by a modulo-1 counter. 
This counter can be implemented in principle as an incre-
menting or decrementing counter. The incrementing coun-
ter is incremented by 1/N (quantized for fixed-point opera-
tion) on average. Because the ZCTED and GTED detectors 
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Fig. 6. Detailed structure of the proposed fixed-point, symbol synchronization system. This system consists of a DA polyphase FIR filter, 
a Zero-Crossing (Gardner) Timing Error Detector, a PLL loop filter and an Interpolation control block. 
 
 
Fig. 7. S-curve measurement and obtained Kp constants. 
  
Fig. 8. VHDL structure of the overall synchronization system.  
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Fig. 9. Calculation of the fractional interval μ using the 
incrementing modulo-1 counter. 
are intended to operate using 2 samples / symbol, N is 
equal to 2. The counter overflows each N samples and the 
PLL loop filter output p(k) (see Fig. 6) in order to adjust 
the amount by which the counter increments. The fractional 
interval μ is calculated for every overflow period; the 
method for determining this interval is illustrated in Fig. 9. 
We denote desired sample at time kTI as the k-th in-
terpolation sample. If the k-th interpolation sample is be-
tween samples x(nTs) and x(n + 1)Ts, the sample with index 
n is called the k-th base point index and is here denoted as 
b(k). The k-th fractional interval ȝ(b(k)) is related to the 
base point index b(k), which is a certain fraction of the 
sampling period Ts. The size of this interval must be ex-
pressed using signals from Fig. 6. When incrementing 
counter overflows 
 ( )( ) ( )( ) ( )( )1 1n b k n b k w b k+ = + − . (12) 
As shown in Fig. 9, the values n(b(k) + 1) and n(b(k)) 
create similar triangles. This leads to the relationship 
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Finally ȝ(b(k)) is expressed as 
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General division in (14) has to be eliminated for fast 
fixed-point implementation and optimal VHDL synthesis 
on the FPGA. We can recognize that 1/N ൎ TI/Ts [11]. 
Although the exact TI/Ts is unknown and irrational, the 
nominal value ȟ0 expressed to finite precision, can often be 
an excellent approximation of the true value [12]. The 
fractional interval ȝ can then be approximated as follows 
 ( )( ) ( )0 01 (  where  2b k b k Nμ ξ η ξ≈ − = =ª º¬ ¼  (15) 
If the deviation ȟ0 is too large, a first order correction 
should then be used; the standard deviation in ȝ to 
2 2
0/ 12ξ ξΔ  is reduced, again without requiring division 
[11]. The decrementing counter works in a similar fashion, 
where the counter underflows every N samples. 
The correction of the overflow (underflow) interval is 
necessary because the real ADC never provides exact 
samples using 2 samples / symbol (for example). The real 
sampling period Tr is always of a smaller or higher interval 
than the desired sampling period Ts. The interval is any 
fraction of the sampling interval Ts. The correction must be 
applied for this timing loop to operate properly. We can 
summarize the correction process in cases where 
2 samples/symbol are used: 
• If the sample rate Tr is faster, i.e. Tr > Ts/2, then 
a sample with zero value is inserted to avoid two con-
secutive overflow intervals. 
• If the sample rate Tr is slower, i.e. Tr < Ts/2, then 
a sample is skipped to avoid the overflow interval 
after two samples instead of one.  
The digital comparator finally selects a polyphase filter 
bank based on the fractional interval μ. 
4. Simulations and FPGA Synthesis 
4.1 Matlab Simulation 
Closed-loop simulation is performed for the modified 
timing loop with a polyphase filterbank and forms an im-
portant block of the proposed QPSK transmission simula-
tion model. This model consists of a QPSK signal genera-
tor, a channel with white noise (AWGN channel), a digital 
down convertor with a free running oscillator, an automatic 
gain control loop (AGC), the proposed symbol timing loop 
and a carrier phase synchronization loop block. Figure 10 
shows this simulation model including some sub-blocks not 
mentioned above. We will further explore, with a few ex-
ceptions, the symbol synchronization section with the fol-
lowing parameters only.  
The matched filter has 8 phases of sub-filters with 
a roll-off factor of 0.5, where the filter order in symbols is 
Nsym= 6. In theory, the resulting 96 coefficients are parti-
tioned into I = 8 polyphase sub-filters (phases), each having 
12 coefficients in cases where 2 samples / symbol are used. 
Because the length of the SRRC matched filter impulse 
response is Nsym×SamplesPerSymbol + 1, each sub-filter 
has 13 coefficients. The timing error signal is filtered by 
a proportional-plus-integrator loop filter, which is updated 
once per symbol period. The proportional constants Kp are 
set to 3.95 for the ZCTED and to 1 for the GTED.  
The simulations have confirmed that previous Kp val-
ues for Eb/N0 = 10 dB can be used over a wide range of 
SNR values (refer to Fig. 10) with minimal impact on 
overall PLL performance. The PLL loop filter is con-
structed according to the following performance require-
ments:  
• BPLLTs= 0.005, where BPLL is the PLL bandwidth. 
• The filter loop transfer function with the above  
values is utilized for calculating K1 (0.00665),  
K2 (2.2148e–05) constants, where the damping factor 
ȗ = 1. 
778 P. FIALA, R. LINHART, SYMBOL SYNCHRONIZATION FOR SDR USING A POLYPHASE FILTER BANK BASED ON FPGA 
 
 
Fig. 10. Matlab simulation scheme for the QPSK receiver incorporating the proposed symbol synchronization system with a polyphase 
filterbank. The simulation consists of a QPSK modulator, an AWGN channel and a QPSK receiver.  
 
 
Fig. 11. Constellation and eye diagrams at the receiver side with Eb/N0 = 8 dB and phase offset ĳ = 30°. GTED is used. Description from top 
down:  Constellation before matched filter (point A.), constellation at matched filter – before lock for 50 – 3000 symbols (point B.), 
constellation at matched filter – after lock for 4000 – 20000 symbols, constellation after carrier phase synchronization – before lock for 
50 – 3000 symbols (point C.), constellation after carrier phase synchronization – after lock for 4000 – 20000 symbols, eye diagram at 
matched filter – before lock, eye diagram at matched filter – after lock. 
   
Fig. 12. Constellation at the receiver side with Eb/N0 = 12 dB and phase offset ĳ = 30°. GTED is used. The sampling clock frequency is 1/4000 
of a symbol rate faster than 2 samples / symbol. Description from left: Constellation before Matched filter, constellation at Matched 
filter – after lock, constellation after carrier phase synchronization – after lock (with equal number of samples as in Fig. 11).
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Fig. 13. Fractional interval μ(k) plot, where Eb/N0 = 8 dB and 
phase offset ĳ = 30° are shown, GTED is used. 
 
Fig. 14. Timing error e(k) plot, where Eb/N0 = 8 dB and phase 
offset ĳ = 30°are shown, GTED is used. 
 
Fig. 15. Evaluation of SER for GTED and ZCTED, phase 
offset ĳ = 40°, after lock for 4000 – 20000 symbols, 
averaged over 50 realizations. 
Because the correction of the phase rotation follows 
symbol synchronization, a rotationally-invariant timing 
error detector like the GTED is generally better for this 
simulation arrangement. Evaluation of the Symbol Error 
Rate (SER) was performed using the GTED and ZCTED. 
Simulations have shown that for a higher ratio of SNR 
(respectively for Eb/N0 > 4 dB) the GTED outperforms the 
ZCTED. For Eb/N0 < 4 dB performance of both detectors is 
similar (see Fig. 15). The figure for the fraction interval 
μ(k) in Fig. 13 is displayed for the condition, where the 
sampling clock frequency is 1/4000 of a symbol rate faster 
than 2 samples / symbol. The fractional interval then ramps 
from 0 to 1 and rolls over every 4000 symbols. 
In addition to standard floating-point simulation, ex-
tended, fixed-point simulation was also carried out. This 
approach allows faster transition to the fixed-point VHDL 
model description. The fractional interval ȝ is then calcu-
lated by (15) instead of (14).  
4.2 Modelsim RTL Simulation  
The development cycle starts with the designed poly-
phase FIR filter with floating-point coefficients using Mat-
lab. The developed m-file script performs actions described 
in Fig. 16. 
 
Fig. 16. Design development flow chart. 
RTL simulation was performed using the Altera Mod-
elsim program with a VHDL test-bench, which loads test 
data vectors from a text file. These fixed-point vectors were 
exported from Matlab. The test-bench allows the simula-
tion output vectors to be exported back to the file for fur-
ther analysis and compares fixed-point simulation using 
Matlab. The created m-file script also generates constants 
for the IIR loop filter in the symbol synchronization entity. 
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4.3 FPGA Synthesis 
Synthesis was carried out using a low-cost Altera 
Cyclone IV FPGA (Cyclone IV EP4CE115F29C7) and 
Terasic DE2-115 development board with a high-speed 
AD/DA conversion card. Synthesis results are sorted for 
the proposed synchronization scheme in Tab. 1. The results 
above are given only for one branch of I/Q receiver. For 
I/Q operation, it is necessary to create two instances of the 
main entity (poly_symbol_synchronization). 
 
 
Synthesis results: 
input data – 12 bit 
constants – 16 bit 
coefficients – 16 bit 
Polyphase matched  
SRRC filter - 97 
taps / 8 sub-filters / 
13 taps each 
Cyclone IV EP4CE115F29C7 (114.480 LEs)  
Altera Quartus 12.0sp2 
 
 
LEs / 
MEM 
bits 
Combination 
functions 
Logic 
registers 
Embedded 
Multiplier     
(9-bit 
elements) 
Polyphase synch. 
(LUT version) 
fMAX=108.9  MHz 
4967 
(4%)  / 
0 4726 (4%) 
1533 
(1%) 2/532 (<1%) 
Polyphase synch. 
(ROM version) 
fMAX=110.2 MHz 
2770    
(2%) / 
737.280 
(19%) 2560 (4%) 
1161 
(2%) 2/532 (<1%) 
Polyphase synch. 
(LUT, without DA) 
fMAX=114.4  MHz 
3805 
(3%) /0 
2997      
(3%) 
2485 
(2%) 
70/532 
(13%) 
Altera Quartus II main synthesis options: Fitter level – standard; Optimization 
technique – balanced, TimeQuest Timing Analyzer – slow analysis 
Tab. 1. Synthesis results for the proposed synchronization 
system; the last row provides result without DA. 
The test environment is essentially the same as for the 
simulation. An additional FPGA board with a DAC is used 
as the QPSK modulator. Transmission channel parameters 
are influenced by a noise generator and a programmable 
attenuator. Altera Signal Tap results conform to simulation. 
The last row of the table provides comparison of version 
with and without utilization of DA; a multiplier based fully 
parallel matched filter is used. This implementation signifi-
cantly enlarges the demands on the number of multipliers 
(DSP blocks) needed on FPGA. This may be the serious 
issue during implementation on FPGA, which are found for 
example in lower cost SDR platforms like USRP N200 
[13]. The implementation of some parallel challenging 
SDR blocks like symbol synchronization on an FPGA can 
significantly reduce the performance requirements on 
a personal computer. The analysis of the resource utiliza-
tion by authors in [14] and [15] for their symbol timing 
system confirmed too that more than one quarter of dedi-
cated multipliers is necessary for RTL synthesis on FPGA. 
The presented synchronization system was compared with 
a conventional synchronization system, where a Farrow 
structure [11] is used to implement the time-varying frac-
tional delay, FIR filter. This conventional symbol timing 
system is given with synthesis results in the Appendix 
section (Fig. 1A). The authors of [16] and [17] have ana-
lyzed and implemented different forms of this conventional 
timing system. They did not incorporate DA technique. Our 
new timing loop design reduces design complexity by more 
than 20%. The proposed system using a polyphase filter-
bank saves high amounts of embedded multipliers. In addi-
tion, the conventional design loop delivers a larger trans-
port delay through the cascade of two filters than the 
filterbank design’s loop through the delay of a single filter. 
5. Conclusion 
In this paper, we present a combined, matched and 
interpolation filters. This filter uses a polyphase filterbank 
for symbol synchronization purposes for an SDR receiver, 
based on an FPGA. We introduce an original, fully parallel, 
polyphase filterbank structure especially adapted for sym-
bol timing purposes based on DA. Applying distributive 
arithmetic to the symbol synchronization domain represents 
a new and innovative idea, since our knowledge this design 
has not been published before. This method can also dra-
matically improve timing loop performance. We present 
a comprehensive analysis of the Zero-crossing (Gardner) 
Timing Error Detector, whereas previous works have only 
focused on the ML approach using an additional derivative 
filterbank. Detailed simulations with fixed-point extensions 
were carried out and the results illustrate the response of 
the loop filter and timing control block. The reliability of 
the proposed symbol synchronization system has been 
verified using a complete, coherent QPSK SDR receiver. 
The structure was tested on a low-cost Altera Cyclone IV 
FPGA having utilization at 4% and a maximum operating 
clock speed of over 100 MHz. Only two embedded multi-
pliers were utilized. The main design benefits are: optimal 
logic resource utilization, easy portability using standard 
libraries, and impressive performance. The size of the de-
sign can be further reduced using the polyphase filterbank 
as a serial structure but lowers performance of timing loop. 
Appendix 
In this Appendix, we illustrate our previously devel-
oped, conventional, symbol synchronization model for 
comparison purposes. The Farrow structure using a piece-
wise, parabolic or cubic interpolator is used to implement 
the time-varying fractional delay FIR filter. The Farrow 
structure is well suited for practical hardware implementa-
tions, but conventional approaches fully utilize general 
purpose multipliers. We have extended the classical Farrow 
structure using DA, where multipliers are used only in the 
last stage. The Farrow structure features a piecewise, para-
bolic interpolator and utilizes two FIR filters with different 
coefficients (three are needed for the cubic interpolator). 
A separate matched filter is required as this structure only 
performs arbitrary interpolation.  
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Fig. A1. Detailed structure of DA modified conventional symbol synchronization system with parabolic interpolator.
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